GabrielTofvesson/Microcode
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Update readme

Browse Source
This commit is contained in:
GabrielTofvesson 2019-04-08 22:16:54 +02:00
parent 12e5aa4913
commit 9d0b798c20
1 changed files with 29 additions and 33 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

62
README.md
View File

@ -6,7 +6,7 @@ microprogramming the LMIA system.
## μASM instruction set ## μASM instruction set
### NOP [reg] ### NOP
No-operation. This wastes one clock cycle No-operation. This wastes one clock cycle
@ -26,9 +26,8 @@ Move the inverse of a value (from register or constant) into register **AR**.
*If a constant is passed, this operation cannot be parallellized* *If a constant is passed, this operation cannot be parallellized*
### MVZ [reg] ### MVZ
Set **AR** to zero. *reg* is ignored and only prevalent due to a microcompiler Set **AR** to zero.
quirk; expect it to be removed in future releases.
*Sets flags: Z, N* *Sets flags: Z, N*
@ -86,9 +85,8 @@ flags.
*If a constant is passed, this operation cannot be parallellized* *If a constant is passed, this operation cannot be parallellized*
### LSL [reg] ### LSL
Performs a logical shift left of **AR**. *reg* is ignored and only prevalent Performs a logical shift left of **AR**.
due to a microcompiler quirk; expect it to be removed in future releases.
*This operation uses the bus* *This operation uses the bus*
@ -97,11 +95,9 @@ due to a microcompiler quirk; expect it to be removed in future releases.
*Sets flags: Z, N, C* *Sets flags: Z, N, C*
### BSL [reg] ### BSL
Performs a logical shift left of **AR** and **HR** as if they were one 32-bit Performs a logical shift left of **AR** and **HR** as if they were one 32-bit
register where **AR** corresponds to the most-significant bits. *reg* is register where **AR** corresponds to the most-significant bits.
ignored and only prevalent due to a microcompiler quirk; expect it to be
removed in future releases.
*This operation uses the bus* *This operation uses the bus*
@ -110,10 +106,8 @@ removed in future releases.
*Sets flags: Z, N, C* *Sets flags: Z, N, C*
### ASR [reg] ### ASR
Performs an arithmetic shift right on **AR**. *reg* is ignored and only Performs an arithmetic shift right on **AR**.
prevalent due to a microcompiler quirk; expect it to be removed in future
releases.
*This operation uses the bus* *This operation uses the bus*
@ -122,11 +116,9 @@ releases.
*Sets flags: Z, N, C* *Sets flags: Z, N, C*
### BSR [reg] ### BSR
Performs an arithmetic shift right of **AR** and **HR** as if they were one Performs an arithmetic shift right of **AR** and **HR** as if they were one
32-bit register where **AR** corresponds to the most-significant bits. *reg* is 32-bit register where **AR** corresponds to the most-significant bits.
ignored and only prevalent due to a microcompiler quirk; expect it to be
removed in future releases.
*This operation uses the bus* *This operation uses the bus*
@ -135,9 +127,8 @@ removed in future releases.
*Sets flags: Z, N, C* *Sets flags: Z, N, C*
### LSR [reg] ### LSR
Performs a logical shift right of **AR**. *reg* is ignored and only prevalent Performs a logical shift right of **AR**.
due to a microcompiler quirk; expect it to be removed in future releases.
*This operation uses the bus* *This operation uses the bus*
@ -146,10 +137,8 @@ due to a microcompiler quirk; expect it to be removed in future releases.
*Sets flags: Z, N, C* *Sets flags: Z, N, C*
### ROL [reg] ### ROL
Performs an arithmetic rotate right on **AR**. *reg* is ignored and only Performs an arithmetic rotate right on **AR**.
prevalent due to a microcompiler quirk; expect it to be removed in future
releases.
*This operation uses the bus* *This operation uses the bus*
@ -158,11 +147,9 @@ releases.
*Sets flags: Z, N, C* *Sets flags: Z, N, C*
### BRL [reg] ### BRL
Performs an arithmetic shift left of **AR** and **HR** as if they were one Performs an arithmetic shift left of **AR** and **HR** as if they were one
32-bit register where **AR** corresponds to the most-significant bits. *reg* is 32-bit register where **AR** corresponds to the most-significant bits.
ignored and only prevalent due to a microcompiler quirk; expect it to be
removed in future releases.
*This operation uses the bus* *This operation uses the bus*
@ -238,11 +225,20 @@ Branch to address of label if **C-flag** is 0.
Branch to address of label if **O-flag** is 0. Branch to address of label if **O-flag** is 0.
## Compiler/weaver directives
### \#define \[name] [const]
Define a compile-time constant. This will replace all (valid) constant
declarations with the given name with the value supplied here.
### \#data \[address] [const]
Define an initial value in the program memory at the given address.
## Flags ## Flags
Flags - *aside from L* - are set based on ALU operations, so they depend on **AR** and the Flags - *aside from L* - are set based on ALU operations, so they depend on
**BUS**. Unless otherwise implied or stated, **AR** refers to the state/value **AR** and the **BUS**. Unless otherwise implied or stated, **AR** refers to
of **AR** *after* an ALU operation. the state/value of **AR** *after* an ALU operation.
### Z ### Z
Set if **AR** == **BUS** Set if **AR** == **BUS**