FreeCPU/cache.qip
GabrielTofvesson e7f9e007d9 Added cache module
Update VGA module
  Quadrupled pixel clock
  Doubled resolution to 1280x800
Added ZigZag encode/decode to ALU
2018-10-18 03:08:06 +02:00

5 lines
274 B
Plaintext

set_global_assignment -name IP_TOOL_NAME "RAM: 1-PORT"
set_global_assignment -name IP_TOOL_VERSION "12.0"
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "cache.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "cache_bb.v"]