Go to file

GabrielTofvesson 10d33a514f Made ALU parameter bit width variable

Removed CL_MUL operation due to complications with variable-sized inputs
Fixed RAM implementation issues

2018-10-15 11:34:50 +02:00

.gitignore

Added basic VGA graphics support

2018-10-12 16:59:08 +02:00

altpll0_bb.v

Added current Verilog files

2018-10-12 01:23:29 +02:00

altpll0.ppf

Added current Verilog files

2018-10-12 01:23:29 +02:00

altpll0.qip

Added current Verilog files

2018-10-12 01:23:29 +02:00

altpll0.v

Added current Verilog files

2018-10-12 01:23:29 +02:00

ALU.v

Made ALU parameter bit width variable

2018-10-15 11:34:50 +02:00

Callback.v

Changed clock source for test callback module due to stability issues

2018-10-15 09:27:23 +02:00

Divider.v

Added basic VGA graphics support

2018-10-12 16:59:08 +02:00

FastAdder.py

Added CLA adder circuit generator

2018-10-12 11:39:08 +02:00

FastMath.v

Added basic VGA graphics support

2018-10-12 16:59:08 +02:00

LICENSE

Initial commit

2018-10-12 01:08:09 +02:00

RAM.v

Made ALU parameter bit width variable

2018-10-15 11:34:50 +02:00

README.md

Initial commit

2018-10-12 01:08:09 +02:00

SDRAM.v

Added current Verilog files

2018-10-12 01:23:29 +02:00

SegmentHexEncoder.v

Added current Verilog files

2018-10-12 01:23:29 +02:00

SegmentManager.v

Added basic VGA graphics support

2018-10-12 16:59:08 +02:00

SevenSegment.v

Made ALU parameter bit width variable

2018-10-15 11:34:50 +02:00

VDivider.v

Added current Verilog files

2018-10-12 01:23:29 +02:00

VGA.v

Added shift/rotate operations to ALU

2018-10-15 09:21:03 +02:00

README.md

FreeCPU

A CPU described in HDL for the Cyclone IV EP4CE6E22C8N