6 lines
42 B
Verilog
6 lines
42 B
Verilog
module SDRAM_HY57V641620(
|
|
|
|
);
|
|
|
|
endmodule
|
module SDRAM_HY57V641620(
|
|
|
|
);
|
|
|
|
endmodule
|