GabrielTofvesson/FreeCPU
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
2 Commits 1 Branch 0 Tags
1126ce5582
Go to file
GabrielTofvesson 1126ce5582 Added current Verilog files
2018-10-12 01:23:29 +02:00
.gitignore
Added current Verilog files
2018-10-12 01:23:29 +02:00
altpll0_bb.v
Added current Verilog files
2018-10-12 01:23:29 +02:00
altpll0.ppf
Added current Verilog files
2018-10-12 01:23:29 +02:00
altpll0.qip
Added current Verilog files
2018-10-12 01:23:29 +02:00
altpll0.v
Added current Verilog files
2018-10-12 01:23:29 +02:00
ALU.v
Added current Verilog files
2018-10-12 01:23:29 +02:00
Divider.v
Added current Verilog files
2018-10-12 01:23:29 +02:00
FastAdder.v
Added current Verilog files
2018-10-12 01:23:29 +02:00
LICENSE
Initial commit
2018-10-12 01:08:09 +02:00
RAM.v
Added current Verilog files
2018-10-12 01:23:29 +02:00
README.md
Initial commit
2018-10-12 01:08:09 +02:00
SDRAM.v
Added current Verilog files
2018-10-12 01:23:29 +02:00
SegmentHexEncoder.v
Added current Verilog files
2018-10-12 01:23:29 +02:00
SegmentManager.v
Added current Verilog files
2018-10-12 01:23:29 +02:00
SevenSegment.v
Added current Verilog files
2018-10-12 01:23:29 +02:00
VDivider.v
Added current Verilog files
2018-10-12 01:23:29 +02:00

README.md

FreeCPU

A CPU described in HDL for the Cyclone IV EP4CE6E22C8N

Description
A CPU described in HDL for the Cyclone IV EP4CE6E22C8N
Readme 72 KiB
Languages
Verilog 99.1%
Python 0.9%