Removed CL_MUL operation due to complications with variable-sized inputs Fixed RAM implementation issues
Added callback/timeout module Added pixel location output to VGA module Fixed state management for RAM module Lowered clock speed for circuit to 200MHz because 400MHz was unstable. NOTE: even 200MHz is quite unstable
Generated some basic FastAdders Generalized FastAdder to include all fast math modules Other minor changes
